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FREQUENCY SHIFT KEYING APPARATUS 
James E. Webb, Administrator of the National Aero- 
nautics and Space Administration with respect to an 
invention of David P. Mlkszan, Glen Burnie, Md. 
Filed Feb. 11,1965, Ser. No. 432,026 
S Claims. (C1. 325-163) 
ABSTRACT OF THE DISCLOSURE 
Apparatus for the generation of frequency shifted out- 
put signals having no phase discontinuity !between the 
shifted frequency signals. Two squarewave signals hav- 
ing an integral relationship to a clock signal are se- 
quenced to produce one squarewave output signal. The 
transition from one squarewave signal to the other is 
made to occur at the end of a whole cycle of the first 
and at the beginning of a whole cycle of the second re- 
sulting in a phase continuous output signal. 
This invention relates generally to pulse code modu- 
lation systems, and in particular to improved frequency 
shift keying apparatus for use with pulse code modulation 
data transmission systems. 
Generally, in a pulse code modulation (PCM) data 
system it is necessary to transmit signals representing the 
presence or absence of successive pulses coded as binary 
digits (bits). Accordingly, two distinct signals are re- 
quired to represent a “I” bit and a “0” bit. One generally 
accepted technique for transmission of data of this type 
is to provide signaling apparatus capable of switching 
between two distinct frequencies that are representative 
of the “1” and “0” ibits. Such signaling techniques are 
known in the art as frequency shift keying (FSK). 
In pulse code modulation data transmission systems 
employing frequency shift keying it is desirable to pro- 
vide an output wave signal that is coherent (i.e., hav- 
ing no phase discontinuity) in order to prevent ringing 
in the bandpass filters used to limit bandwidth in the asso- 
ciated transmitting and receiving equipment. This, in 
turn, requires shifting between the two frequencies to oc- 
cur at a predetermined point of a cycle of one frequency 
and begin at the same point of a cycle of the other fre- 
quency. Prior art frequency shift keyers, particularly 
those using balanced modulators to generate the shift 
frequencies, are complex, require critical components and 
adjustments, have proved less than satisfactory in over- 
coming this problem. 
Accordingly, it is an object of the present invention 
to provide an improved frequency shift keyer for use 
with pulse code modulation data transmission systems. 
Another object of the present invention is to provide 
a simplified frequency shift keying system that produces a 
coherent output wave signal to eliminate ringing in the 
bandpass filters of associated transmitting and receiving 
equipment. 
A feature of the present invention is the provision 
of a frequency shift keyer utilizing logic circuitry that 
allows shifting between two discrete frequencies to oc- 
cur at the end of a whole number of cycles of one fre- 
quency and at the beginning of a cycle of the other fre- 
quency. 
Another feature of the present invention is the pro- 
vision of the frequency shift keyer utilizing syncho- 
nously clocked logic gates wherein a control signal, the 
clock signal and the shift frequency signals are all in 
synchronism, and wherein the shift frequency signals are 
integral multiples of the clock signals. This results in a 
simple circuit that requires no critical adjustment to pro- 
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duce a coherent output wave signal containing two dis- 
crete frequencies. 
Further objects and features, as well as the attend- 
ing advantages of the invention will become apparent 
5 from the following description when taken in conjunc- 
tion with the accompanying drawing, in which: 
FIGURE 1 is a block diagram of the frequency shift 
keyer of the present invention; and 
FIGURE 2 is a series of wave forms useful in under- 
10 standing the operation of the invention. 
In a particular embodiment of the frequency shift 
keyer of the present invention a fixed frequency square 
wave oscillator is used to provide a clock sign’al, at 
the desired data bit rate, and two shift frequency signals 
15 that are integral multiples of the clock signal. The clock 
signal is used to gate pulse code modulation data and 
its complement through a first pair of logic gates, thereby 
providing the set and reset inputs for a flip-flop. The 
complementary outputs of the flip-flop provide control 
20 signals for a second pair of logic gates, with the input of 
one of the logic gates receiving one shift frequency sig- 
nal and with the input of the other logic gate receiving 
the other shift frequency signal. The output of each 
logic gate of the second pair contains one of the shift 
25 frequency signals, and this in turn is fed to an output 
logic gate operable to pass signals of the two frequencies 
successively at the data rate established by the clock sig- 
nal. The clock signal, control signals and the shift fre- 
quency signals are synchronized, and the shift frequency 
30 signals are integral multiples of the clock signal so that 
shifting between the two signals in the output logic 
gate occurs at the end of a while number of cycles of 
one shift frequency and at the beginning of a cycle of 
the other shift frequency. A constant time delay band- 
35 pass filter extracts the fundamental frequency from the 
resulting square wave to produce a coherent output wave 
signal variable between two discrete frequencies without 
phase discontinuities. 
With reference now to FIGURE 1, pulse code modu- 
40 lation data appearing at  input terminal 11 is applied to 
one input of NAND gate 12. The PCM data is also fed 
to inverter 13, and the complement of this PCM data 
is applied to one input of NAND gate 14. A second in- 
put for both NAND gates 12 and 14 is a clock signal 
45 (fc) derived from flip-flop divider 18. NAND gates 12 
and 14, as well as other NAND gates utilized in the cir- 
cuit of FIGURE 1, may conveniently be Direct Coupled 
Transistor Logic elements (DCTL) of conventional con- 
figuration. As such, with both inputs high (positive go- 
50 ing) a low output (negative going) is produced, and with 
either one or both inputs low a high output is produced. 
The output of flip-flop divider 18 (providing the clock 
signal f ,  for NAND gates 12 and 14) establishes the 
data bit rate, and accordingly may also be fed back to 
55 synchronize the data forming and encoding circuitry that 
supplies the PCM data to terminal 11. Square wave oscil- 
lator 16 provides an input (f,) to drive flip-flop divider 
18, and also to drive flip-flop dividers 20 and 22. Flip- 
flop dividers 20 and 22, in turn, provide first and second 
6o shift frequency signals (fl and fz) that are integral mul- 
tiples of clock signal f,. Flip-flop dividers 18, 20 and 22 
each may be comprised of one or more bi-stable multi- 
vibrator Stages coupled as a simple counter, providing 
65 an output signal that is a square wave. Thus, the flip- 
flop dividers 18, 20 and 22 are selected so that 
f,=f,N,=flNl=fzNz, where N,, N1 and N, are integers. 
The output of NAND gates 12 and 14 are fed to the 
reset and set inputs, respectively, of flip-flop 24. Flip-flop 
70 24 may be any bi-stable multivibrator operable to change 
states in response to pulses of appropriate polarity a p  
plied to either its set or reset inputs. When driven by 
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logic gates of the type described, this change of state forms H and I, the outputs of NAND gates 26 and 25, 
occurs with coincidence of clock signal f, and the PCM maintain one input of NAND gate 3@ at a high level 
data signal, or its complement, at the input of respective when a shift frequency signal is applied to its other 
ones of NAND gates 12 and 14. input. Accordingly, waveforms H and I are combined 
One output of flip-flop 24 (such as the “0” output) 5 and appear (with a phase inversion) at the output of 
is fed to one input of NAND gate 26, and its complement NAND gate 30 as waveform J. It is to be particularly 
(such as the “1” output) is fed to one input of NAND noted that since the set and reset pulses, and hence the 
gate 28. A second input of NAND gate 26 receives shift output signals of flip-flop 24 that gate shift frequency 
frequency signal f l  from the output of flip-flop divider signals f1 and f2 through gates 26 and 28 to gate 30, are 
20 and a second input of NAND gate 28 receives shift controlled !by clock signal f,, and since shift frequency 
frequency signal fg from the output of flip-flop divider signals f l  and f2 are integral multiples of clock signal f,, 
22. waveform J shifts between frequencies f l  and fz only at 
The outputs of NAND gates 26 and 28 are further fed the end of a whole number of cycles of one shift fre- 
to first and second inputs of NAND gate 30 and the quency signal and at the beginning of a cycle of the 
output of NAND gate 30 is supplied to filter 32. Filter 15 other shift frequency signal. 
32 is a linear phase bandpass filter operable to extract The output of filter 32 is shown by waveform K, and 
the fundamental components from the two shift-frequency represents waveform J with the harmonics removed 
square wave signal appearing at the output of NAND therefrom to thereby provide two sinusoidal signals of 
gate 30, and to suppress harmonics appearing therein. By frequencies of f l  and fi. Waveform K is a coherent signal, 
way of example, filter 32 may be a Burnell S-893013 linear 20 with shifting between signals of frequencies fl and fz 
phase bandpass filter supplied by Burnell and Company, occurring without any phase discontinuity, to provide the 
Inc., Pelham, N.Y. The output of filter 32 is fed to any binary word: lOll(E0~1. 
convenient transmitting apparatus for transmitting the The invention provides therefore, an improved fre- 
resulting wave signal containing two shift frequencies as quency shift keyer for use with pulse code modulation 
pulse code modulation data. 25 data transmission systems that eliminates spurious signals 
Operation of the above described circuit is best under- arising from phase discontinuity in the output wave sig- 
stood in conjunction with the waveforms of FIGURE 2 .  nal, thus preventing ringing in the bandpass filters of 
Waveform A represents the PCM data signal applied to associated transmitting and receiving equipment. The 
terminal 11 and thence to one input of NAND gate 12, circuit is simple in construction, requiring no critical ad- 
and waveform represents its complement applied to 30 justment, and may utilize either return-to-zero fRZ) or  
one input of NAND gate 14. For purposes of illustration, non-return-to-zero (NRZ) PCM data, the only #require- 
waveforms A and 7i are shown in the return-to-zero ment being that the clock pulse width be equal to or less 
(RZ) format; that is, a pulse of half-bit width is used to than the data pulse width and be synchronized with the 
mark the “1” bit, with the “0” bit unmarked. Thus the data pulses. This may be readily achieved by utilizing the 
input binary word is: 1011001. It is to be understood 35 clock signal to synchronize the data forming and the en- 
that the non-return-to-zero (NRZ) format may also be coding circuitry used to supply the PCM data to the 
used. Waveform C represents the clock signal (f,), which input of the circuit. 
is also the data bit rate of the system. As noted, this While a preferred embodiment of the invention has 
clock signal is applied to a second input of NAND gates been described with particularity, it is not to be limited 
12 and 14. 40 to the specific circuit arrangement herein disclosed, and 
The output of NAND gates 12 and 14, providing the modifications and variations thereof should be obvious 
reset and set inputs, respectively, for flip-flop 24, is repre- to those skilled in the art. For example, other basic logic 
sented by waveforms D and E. It will be noted that a elements capable of performing equivalent logic func- 
negative going pulse is applied to the reset input of flip- tions may be used other than the NAND gates and the 
flop 24 whenever the clock signal f, and the input PCM 45 flip-flops specifically described. Also, the flip-flop divider 
data signal applied to NAND gate 12 are both at a high providing clock signal f, mmay be driven by one of the 
level, and that a negative going pulse is applied to the set flip-flop dividers providing shift frequency signals fl and 
input of flipflop 24 whenever the clock signal f, and the fz rather than the square wave oscillator. It is therefore 
complement of the PCM data applied to NAND gate 14 to be understood that within the scope of the appended 
are both at a high level. This, in turn, causes the “0” 50 claims the invention may be practiced other than speci- 
and “1” outputs of flip-flop 24 to assume the state show? fically set forth. 
by waveforms F and F, respectively. Waveforms F and F What is claimed as new and desired to be secured by 
are thus in the non-return-to-zero format, that is, the Letters Ptatent of the United States is: 
NRZ equivalent of the PCM data (RZ type) and its 1. A frequency shift signaling system for converting 
complement. Thus the “1” and “0” bits are represented 55 pulse code modulation data into a frequency varying 
by high and low levels, with waveform F being the com- wave signal suitable for radio transmission, including in 
plement of waveform F. combination: 
Waveforms H and I represent the outputs of NAND bi-stable circuit means having first and second inputs 
gates 26 and 28, respectively. Waveform H includes shift and first and second outputs providing signals cor- 
frequency signal f l  whenever waveform F (applied to one 60 responding to one of two stable states; 
input of NAND gate 26) is in the “1” state, and wave- a clock signal source providing a periodic signal at 
form I includes shift frequency signal f2 whenever wave- a given data bit rate; 
form 3’ (applied to one ioput of NAND gate 28) is in a source for first and second shift frequency signals, 
the “1” state. At other times both waveforms H and I with each shift frequency signal being a periodic 
are maintained at a high level. In the example shown in 65 signal at a rate th’at is an integral multiple of said 
FIGURE 2, shift frequency signal f l  is four times the data bit rate; 
clock signal f,, and shift frequency signal fz is eight times first gating means coupled to the inputs of said bi- 
the clock signal fc. As noted, the ikequencies of the sig- stable circuit means and controlled by said clock 
nals fl and f z  are provided as integral multiples of the fre- signal, said first gating means operable to supply 
quency of clock signal fc by the action of flip-flop di- 70 pulse wde modulation data to one input of said bi- 
viders IS, 20 and 22, all driven by square wave oscil- stable circuit means in synchronism with said clock 
lator 16. signal and to supply the complement of said pulse 
Shift frequency signals f l  and fz are combined in the code modulation data to the other input of said 
bi-stable circuit means in synchronism with said manner represented by waveform J by the action of 
NAND gate 30. This is SO because the Signals Of Wave- 75 clock signal; 
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signal combining means; 
and second gating means coupled between said source 
for said shift frequency signals and said signal com- 
bining means and controlled by the output signals 
of said bi-stable circuit means, said second gating 
means operable to successively apply said first and 
second shift frequency signals to said signal com- 
bining means in a sequence indicative of said pulse 
code modulation data; 
thereby to provide a continuous signal at the output 
of said signal combining means variable between 
said first and second shift frequency signals at the 
end of a whole number of cycles of one frequency 
and at the beginning of a cycle of the other fre- 
quency. 
2. The frequency shift signaling system defined in 
claim 1 and wherein said clock signal and said first and 
second shift frequency signals are square waves derived 
from frequency dividers all driven by a common square 
wave oscillator. 
3. The frequency shift signaling system defined in 
claim 2 and further including filter means coupled to 
said signal combining means to extract the fundamental 
frequency from said shift frequency signals to thereby 
provide a continuous coherent sinusoidal wave signal 
variable between two discrete frequencies withoct phase 
distortion. 
4. The frequency shift signaling system defined in 
claim 2 and wherein said first gating means includes first 
and second NAND gates, witkone-input of one NAND 
gate receiving pulse code modulation data and one input 
of the other NAND gate receiving the complement of 
said pulse code modulation data and means for applying 
said clock signal to a second input of both said NAND 
gates, with the output of one NAND gate coupled to one 
input of said bi-stable circuit means and the output of 
the other NAND gate coupled to the other input of said 
bi-stable circuit means. 
5. The frequency shift signaling system defined in 
claim 4 and wherein said second gating means includes 
first and second NAND gates, with one said shift fre- 
quency signal applied to one input of one NAND gate 
and with the other shift frequency signal applied to one 
input of the other NAND gate, land means coupling one 
output of said bi-stable circuit means to a second input 
of one NAND gate and the other output of said bi-stable 
circuit means to a second input of the other NAND gate. 
6. The fEquency shift signaling system as defined in 
claim 5 and wherein said bi-stable circuit means is fa flip- 
flop having its set and reset inputs coupled to  selected 
inputs of the NAND gates of said first gating means, 
and having its “1” and “0” outputs coupled to selected 
inputs of the NAND gates of said second gating means. 
7. The frequency shift signaling system as defined in 
claim 5 and wherein said signal combining means is a 
NAND gate receiving an input from the output of each 
NAND gate of said second gating means. 
6 
8. A frequency shift signaling system for converting 
pulse code modulation d,ata into a frequency varying 
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bi-stable circuit means having first and second inputs 
and first and second outputs providing signals cor- 
responding to one of two binary states; 
a clock signal source providing a square wave sig- 
nal at a given data bit rate; 
a source for first and second shift frequency signals, 
with each shift frequency signal being a square wave 
that is an integral multiple of said clock signal; 
first gating means comprising a first pair of NAND 
gates each having an output coupled to a different 
input of said bi-stable circuit means and having 
one input controlled by said clock signal, with a 
further input of one NAND gate receiving pulse code 
modulation data and with a further input of the other 
NAND gate receiving the complement of said pulse 
code modulation data; 
signal combining means comprising a further NAND 
gate: 
second gating means comprising a second pair of 
NAND gates having outputs coupled to the inputs 
of the further NAND gate of said signal combining 
means, with each NAND gate of said second pair 
receiving a different output signal from said bi-stable 
circuit means at one input, and with each NAND 
gate of said second pair receiving a different one 
of said shift frequency signals at another input; 
said further NAND gate of said signal combining 
means providing a sauare wave signal including said 
first and second shift frequency signals in a se- 
quence determined by said pulse code modulation 
data: 
and filter means to remove the harmonics from the 
square wave signal appearing at the output of said 
further NAND gate to thereby provide a continu- 
ous coherent sinusoidal signal variable between said 
shift frequencies at the end of a whole number of 
cycles of one frequency and at the beginning of a 
cycle of another frequency. 
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